Résumé
Specifies the logical layer for a set of signal lines that constitute a multiple segment bus architecture, and for the interfacing of modules connected to a bus segment. Intended to be used as a component within a profile to build systems with higher levels of compatibility.
Informations générales
-
État actuel: AnnuléeDate de publication: 1994-12Stade: Annulation de la Norme internationale [95.99]
-
Edition: 1
-
Comité technique :ISO/IEC JTC 1ICS :35.160
- RSS mises à jour